	Application No.	Applicant(s)		
A1 (* A11 1 *1*)	ó9/828,283	MOBLEY, KENNETH J.		
Notice of Allowability	Examiner	Art Unit		
	Hong C. Kim	2185		
The MAILING DATE of this communication appears on the cover sheet with the correspondence address All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS. This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308.				
1. X This communication is responsive to 10/21/5, notice of withdrawal.				
2. The allowed claim(s) is/are <u>1-3, 5-7, 10, 25, 26, 11-13, 16-</u>	17, 20, 28, and 30 (renumbered to 1-	<del>-17)</del> .		
<ol> <li>Acknowledgment is made of a claim for foreign priority un</li> <li>a) ☐ All b) ☐ Some* c) ☐ None of the:</li> </ol>				
<ol> <li>Certified copies of the priority documents have</li> </ol>	been received.			
2. Certified copies of the priority documents have been received in Application No				
3.  Copies of the certified copies of the priority documents have been received in this national stage application from the				
International Bureau (PCT Rule 17.2(a)).				
* Certified copies not received:				
Applicant has THREE MONTHS FROM THE "MAILING DATE" of this communication to file a reply complying with the requirements noted below. Failure to timely comply will result in ABANDONMENT of this application.  THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.				
4. A SUBSTITUTE OATH OR DECLARATION must be submitted. Note the attached EXAMINER'S AMENDMENT or NOTICE OF INFORMAL PATENT APPLICATION (PTO-152) which gives reason(s) why the oath or declaration is deficient.				
5. 🛛 CORRECTED DRAWINGS ( as "replacement sheets") must be submitted.				
(a) ☐ including changes required by the Notice of Draftsperson's Patent Drawing Review ( PTO-948) attached				
1) ☐ hereto or 2) ☐ to Paper No./Mail Date				
(b) ⊠ including changes required by the attached Examiner's Amendment / Comment or in the Office action of Paper No./Mail Date <u>11/14/05</u> .				
Identifying indicia such as the application number (see 37 CFR 1.84(c)) should be written on the drawings in the front (not the back) of each sheet. Replacement sheet(s) should be labeled as such in the header according to 37 CFR 1.121(d).				
6. DEPOSIT OF and/or INFORMATION about the deposit of BIOLOGICAL MATERIAL must be submitted. Note the attached Examiner's comment regarding REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL.				
Attachment(s)	5 <b></b>	(		
1. Notice of References Cited (PTO-892)	<u> </u>	atent Application (PTO-152)		
2. Notice of Draftperson's Patent Drawing Review (PTO-948)	6.  ☐ Interview Summary Paper No./Mail Dat	e		
<ol> <li>Information Disclosure Statements (PTO-1449 or PTO/SB/0 Paper No./Mail Date</li> </ol>	8), 7. 🛛 Examiner's Amendn	nent/Comment		
4. Examiner's Comment Regarding Requirement for Deposit of Biological Material	8. X Examiner's Stateme	nt of Reasons for Allowance		
or blorogroup material	9. ⊠ Other <u>New Fig. 9</u> .			

W

Art Unit: 2185

### **Detailed Action**

1. Claims 1-3, 5-7, 10, 25, 26, 11-13, 16-17, 20, 28, and 30 are presented for examination. This office action is in response to the notice of withdrawal on 10/21/05.

- 2. Applicants are reminded of the duty to disclose information under 37 CFR 1.56.
- 3. The status of the related U.S. applications must be updated accordingly (e.g., U.S. Patent Application Serial No. ##/###,### filled Sept. 07, 1990, now abandoned; ..., now U.S. Patent #,###,### issued Jan. 01, 1994; or This application is a continuation of Serial Number ##/###,###, filed on December 01, 1990, now abandoned; ...etc.) in the Related Applications section and in any other corresponding area in the specification, if any. Appropriate correction is required.

### **EXAMINER'S AMENDMENT**

- 4. An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.
- 5. Authorization for this examiner's amendment was given in a telephone interview with George B.F. Yee, Attorney for Applicants (Reg. No. 37,478) November 7, 2005 in order to clarify 112 1st paragraph issue and place the claims in condition for allowance.

Art Unit: 2185

6. Application has been amended as follows:

### In the specification:

Replace the two paragraphs beginning on page 3, line 24 of the specification as originally filed with the following three paragraphs:

Figure 7 is a schematic illustration of a pseudo-static memory architecture according to a third aspect of the present invention; [[and]]

Figure 8 is a timing diagram showing parallel read and refresh operations according to a sixth embodiment of the present invention[[.]]; and

Figure 9 illustrates the row addresses stored in each sub-array according to an addressing example.

Insert the following paragraph after line 22 on page 9:

Figure 9 illustrates the row addresses stored in each of the first, second, third, and fourth sub-arrays according to the above addressing example. The figure 9 shows an expansion of the row addresses in each sub-array per the addressing example. Thus, the figure shows an

Art Unit: 2185

expansion of addresses of the form XXX00XXXXXXX stored in the first sub-array. Likewise, the figure shows an expansion of addresses of the form XXX01XXXXXXX stored in the second sub-array. Similarly, the figure shows an expansion of addresses of the form XXX10XXXXXXX stored in the third sub-array. Finally, the figure the figure shows an expansion of addresses of the form XXX11XXXXXXX stored in the fourth sub-array.

Add Fig. 9 in the drawing (see attachment)

### In the claim:

Cancel claims 27, 29, and 31.

Amend Claim 1, 11, 28, and 30

1. (Currently amended) A memory device having plural DRAM sub-arrays, each with plural array rows, comprising:

an address decoder for decoding an address of a memory access request and indicating which of the plural DRAM sub-arrays are referenced by the memory access request; and

refresh circuitry, responsive to the indication of the address decoder, to refresh at least one array row of at

Application/Control Number: 09/828,283

Art Unit: 2185

least one of the plural DRAM sub-arrays not referenced by the memory access request while contemporaneously performing the memory request, wherein logically adjacent rows are placed in different sub-arrays,

wherein a first row is in a first sub-array and a second row is in a second sub-array, the second row being one logical row from the first row, and a third row is in the first sub-array and a fourth row is in the second sub-array, the fourth roar being one logical row from the third row, wherein the first row is not logically adjacent to the third row.

- 11. (Currently amended) A method of refreshing a memory device having a plural DRAM sub-arrays, each with plural array rows, the method comprising:
- (a) placing logically adjacent rows in different sub-arrays, wherein a first row is in a first sub-array and a second row is in a second sub-array, the second row being one logical row from the first row, and a third row is in the first sub-array and a fourth row is in the second sub-array, the fourth row being one logical row from the third row, wherein the first row is not logically adjacent to the third row;

Application/Control Number: 09/828,283

Art Unit: 2185

(b) decoding an address of a memory request;

(c) indicating which of the plural DRAM sub-arrays are referenced by the memory access request;

Page 6

- (d) refreshing, in response to the indicating step, at least one array row of at least one of the plural DRAM sub-arrays not referenced by the memory access request; and
- (e) executing the memory address request,wherein steps (d) and (e) are performed contemporaneously.
- 28. (Currently amended) A memory device having plural DRAM sub-arrays, each with plural array rows, comprising:

an address decoder for decoding an address of a memory access request and indicating which of the plural DRAM sub-arrays are referenced by the memory access request; and

refresh circuitry, responsive to the indication of the address decoder, to refresh at least one array row of at least one of the plural DRAM sub-arrays not referenced by the memory access request while contemporaneously performing the memory request, wherein logically adjacent rows are placed in different sub-arrays, and the logically adjacent rows in different sub-arrays comprise rows other than the last and first rows of consecutive sub-arrays,

Art Unit: 2185

wherein each sub-array includes rows that are not logically adjacent.

- 30, (Currently amended) A method of refreshing a memory device having a plural DRAM sub-arrays, each with plural array rows, the method comprising:
- (a) placing logically adjacent rows in different sub-arrays, and the logically adjacent rows in different sub-arrays comprise rows other than the last and first rows of consecutive sub-arrays, wherein each sub-array includes rows that are not logically adjacent;
  - (b) decoding an address of a memory request;
- (e) indicating which of the plural DRAM sub-arrays are referenced by the memory access request;
- (d) refreshing, in response to the indicating step, at least one array row of at least one of the I plural DRAM sub-arrays not referenced by the memory access request; and
- (e) executing the memory address request,wherein steps (d) and (e) are performed contemporaneously.

### **REASONS for ALLOWANCE**

Art Unit: 2185

7. The following is an Examiner's statement of reasons for the indication of allowable subject matter: renumbered claims 1-17 are allowable over the prior art of record because an update of a search previously made does not detect the combined claimed elements as set forth in the claims 1-17. Specifically, claims are allowable over the prior art of record because none of the prior art of record teaches or fairly suggests hidden refresh method and apparatus for logical DRAM sub-arrays as described in the specification and together with combination of other claimed element as set forth in the claims. Also the reasons for allowance of the claims over the prior art of record is believed to be clear from the prosecution records taken as a whole. Therefore, claims 1-17 are allowable over the prior art of records.

- 8. Any comments considered necessary by applicant must be submitted no later than the payment of the Issue Fee and, to avoid processing delays, should preferably accompany the Issue Fee. Such submissions should be clearly labeled "Comments on Statement of Reasons For Allowance."
- 9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hong Kim whose telephone number is (571) 272-4181. The examiner can normally be reached on M-F 9:00 to 6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on (571) 272-4182. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Any inquiry of a general nature or relating to the status of this application should

Art Unit: 2185

be directed to the TC 2100 whose telephone number is (571) 272-2100.

10. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

# 11. Any response to this action should be mailed to:

Commissioner of Patents P.O. Box 1450 Alexandria, VA 22313-1450

or faxed to TC-2100: (703) 872-9306

Hand-delivered responses should be brought to the Customer Service Window (Randolph Building, 401 Dulany Street, Alexandria, VA 22314).

150

H Kim Primary Patent Examiner November 14, 2005

Art Unit: 2185

## **Detailed Action**

- 1. Claims 1-3, 5-7, 10, 25, 26, 11-13, 16-17, 20, 28, and 30 are presented for examination. This office action is in response to the notice of withdrawal on 10/21/05.
- 2. Applicants are reminded of the duty to disclose information under 37 CFR 1.56.
- 3. The status of the related U.S. applications must be updated accordingly (e.g., U.S. Patent Application Serial No. ##/###, ### filled Sept. 07, 1990, now abandoned; ..., now U.S. Patent #,###, ### issued Jan. 01, 1994; or This application is a continuation of Serial Number ##/###, ###, filed on December 01, 1990, now abandoned; ...etc.) in the Related Applications section and in any other corresponding area in the specification, if any. Appropriate correction is required.

### **EXAMINER'S AMENDMENT**

- 4. An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.
- 5. Authorization for this examiner's amendment was given in a telephone interview with George B.F. Yee, Attorney for Applicants (Reg. No. 37,478) November 7, 2005 in order to clarify 112 1st paragraph issue and place the claims in condition for allowance.

Art Unit: 2185

6. Application has been amended as follows:

In the specification:

Replace the two paragraphs beginning on page 3, line 24 of the specification as originally filed with the following three paragraphs:

Figure 7 is a schematic illustration of a pseudo-static memory architecture according to a third aspect of the present invention; [[and]]

Figure 8 is a timing diagram showing parallel read and refresh operations according to a sixth embodiment of the present invention[[.]]; and

Figure 9 illustrates the row addresses stored in each sub-array according to an addressing example.

Insert the following paragraph after line 22 on page 9:

Figure 9 illustrates the row addresses stored in each of the first, second, third, and fourth sub-arrays according to the above addressing example. The figure 9 shows an expansion of the row addresses in each sub-array per the addressing example. Thus, the figure shows an

Art Unit: 2185

expansion of addresses of the form XXX00XXXXXXX stored in the first sub-array. Likewise, the figure shows an expansion of addresses of the form XXX01XXXXXXX stored in the second sub-array. Similarly, the figure shows an expansion of addresses of the form XXX10XXXXXXX stored in the third sub-array. Finally, the figure the figure shows an expansion of addresses of the form XXX11XXXXXXX stored in the fourth sub-array.

Add Fig. 9 in the drawing (see attachment)

### In the claim:

Cancel claims 27, 29, and 31.

Amend Claim 1, 11, 28, and 30

1. (Currently amended) A memory device having plural DRAM sub-arrays, each with plural array rows, comprising:

an address decoder for decoding an address of a memory access request and indicating which of the plural DRAM sub-arrays are referenced by the memory access request; and

refresh circuitry, responsive to the indication of the address decoder, to refresh at least one array row of at

Application/Control Number: 09/828,283

Art Unit: 2185

least one of the plural DRAM sub-arrays not referenced by the memory access request while contemporaneously performing the memory request, wherein logically adjacent rows are placed in different sub-arrays,

Page 5

wherein a first row is in a first sub-array and a second row is in a second sub-array, the second row being one logical row from the first row, and a third row is in the first sub-array and a fourth row is in the second sub-array, the fourth roar being one logical row from the third row, wherein the first row is not logically adjacent to the third row.

10

- (Currently amended) A method of refreshing a memory device having a plural DRAM sub-arrays, each with plural array rows, the method comprising:
- (a) placing logically adjacent rows in different sub-arrays, wherein a first row is in a first sub-array and a second row is in a second sub-array, the second row being one logical row from the first row, and a third row is in the first sub-array and a fourth row is in the second sub-array, the fourth row being one logical row from the third row, wherein the first row is not logically adjacent to the third row;

Art Unit: 2185

(b) decoding an address of a memory request;

(c) indicating which of the plural DRAM sub-arrays are referenced by the memory access request;

- (d) refreshing, in response to the indicating step, at least one array row of at least one of the plural DRAM sub-arrays not referenced by the memory access request; and
- (e) executing the memory address request,wherein steps (d) and (e) are performed contemporaneously.

DRAM sub-arrays, each with plural array rows, comprising:

an address decoder for decoding an address of a memory access request and indicating which of the plural DRAM sub-arrays are referenced by the memory access request; and

refresh circuitry, responsive to the indication of the address decoder, to refresh at least one array row of at least one of the plural DRAM sub-arrays not referenced by the memory access request while contemporaneously performing the memory request, wherein logically adjacent rows are placed in different sub-arrays, and the logically adjacent rows in different sub-arrays comprise rows other than the last and first rows of consecutive sub-arrays,

Art Unit: 2185

wherein each sub-array includes rows that are not logically adjacent.

(Currently amended) A method of refreshing a memory device having a plural DRAM sub-arrays, each with plural array rows, the method comprising:

- (a) placing logically adjacent rows in different sub-arrays, and the logically adjacent rows in different sub-arrays comprise rows other than the last and first rows of consecutive sub-arrays, wherein each sub-array includes rows that are not logically adjacent;
  - (b) decoding an address of a memory request;
- (e) indicating which of the plural DRAM sub-arrays are referenced by the memory access request;
- (d) refreshing, in response to the indicating step, at least one array row of at least one of the I plural DRAM sub-arrays not referenced by the memory access request; and
- (e) executing the memory address request,wherein steps (d) and (e) are performed contemporaneously.

### **REASONS for ALLOWANCE**

	Attach me	ent	FACSIMILE	09/828,25	83 Page
1 <sup>st</sup> sub-arra	<u>1</u> 2	o <sup>nd</sup> sub-array	3 <sup>rd</sup> sub-arr	:a <u>y</u>	4 <sup>th</sup> sub-array
000 <b>00</b> 0000 000 <b>00</b> 0000 000 <b>0</b> 00000	001 000	0010000000 0010000001 0010000010	0001 <b>0</b> 0000 0001 <b>0</b> 0000 0001 <b>0</b> 0000	0001 00	0110000000 0110000001 0110000010
000 <b>001111</b> 001 <b>00</b> 0000	111 000	: )011111111		111 00	0111111111
0010000000 001000000000000000000000000	001 001	.010000000 .010000001 .010000010	001100000 001100000 001100000	0001 00	1110000000 1110000001 1110000010
001 <b>001</b> 111 010 <b>00</b> 00000	000 010	: 011111111 010000000	: 001101111 01010000	000 010	: 1 <u>11111111</u> 011000000
0100000000 010000000000000000000000000		010000001 010000010	010100000 010100000 :		0110000001 0110000010 :
010001111 011000000 011000000	000 011 001 011	<b>011111111</b> <b>01</b> 0000000 <b>01</b> 0000001	010101111 011100000 011100000	000 01	011111111 1110000000 1110000001
011 <b>00</b> 000000 : 011 <b>0011</b> 111		<b>01</b> 0000010 : <b>0</b> 11111111	0111 <b>0</b> 0000 ; 011101111		1110000010 : : !
100 <b>00</b> 00000 100 <b>00</b> 00000 100 <b>00</b> 00000	000 100 001 100	010000000 010000001 010000010	100100000 100100000 100100000	000 100 001 100	0110000000 01100000001 0110000010
100 <b>00</b> 11111 1010000000	.00	: 011111111 01000000	100101111 101100000	· · · · · · · · · · · · · · · · · · ·	
1010000000 1010000000	001 101	010000001 010000010 :	101100000 1011000000 :	001 101	L110000000 L110000001 L110000010
1010011111 11000000000 11000000000	00 110	; 011111111 010000000 010000001	: <u>101101111</u> 110100000 110100000	000 110	: <u>111111111</u> 0110000000 0110000001
1100000000 : 1100011111	10 1100	010000010	1101 <b>0</b> 00000	010 110	110000010
1110000000 1110000000 1110000000	00 1110 01 1110	010000000 0100000001 010000010	1101011111 1111000000 1111000000 1111000000	000 111 001 111	011111111 0110000000 0110000001 0110000010
: 1110011111	11 1110	; ; ; ;	1111011111		.111111111
		F	IG. 9		

(1	Attachment FA	CSIMILE 09/	828 283 Page (				
1 <sup>st</sup> sub-array							
1 Sub-array	2 <sup>nd</sup> sub-array	3rd sub-array	4 <sup>th</sup> sub-array				
00000000000	000010000000	000100000000	000110000000				
000 <b>00</b> 0000001 000000000010	000010000001 000010000010	000100000001	000110000001				
:	:	000100000010	000110000010				
		:	• . • • • • • • • • • • • • • • • • • •				
000 <b>00111111</b> 001 <b>00</b> 0000000	00001111111 001 <b>0</b> 10000000	000101111111	00011111111				
001000000001	001010000000	001100000000 001100000001	001110000000				
001000000010	001010000010	00110000001	001110000001 001110000010				
:	:	:	:				
001001111111	00101111111	: 001101111111	001441414				
010000000000	01001000000	010100000000	<u>00111111111</u> 010110000000				
010000000001	010010000001	010100000001	010110000000				
010000000010	010010000010	010100000010	010110000010				
	:	:	•				
010001111111	01001111111	010101111111	01011111111				
011000000000 0110000000001	011010000000 011010000001	011100000000	011110000000				
011000000010	01101000001	0111 <b>0</b> 0000001 0111 <b>0</b> 0000010	011110000001				
:	:	:	011110000010				
: 011001111111	: 01101111111	0.7.4.0.4.4.4.4.4	:				
100000000000	100010000000	<u>01110111111</u> 10010000000	01111111111				
100000000001	100010000001	10010000000	100110000000 100110000001				
100 <b>00</b> 0000010	100010000010	100100000010	100110000010				
•	; ;		:				
100001111111	10001111111	100101111111	10011111111				
101000000000 1010000000001	101010000000	101100000000	101110000000				
101000000001	101010000001 101010000010	101100000001	101110000001				
:	:	101100000010	101110000010				
: 101 <b>0</b> 01111111	101044444	:					
110000000000	<u>101<b>011111111</b></u> 110 <b>0</b> 10000000	<u>101101111111</u>	10111111111				
110000000001	110010000001	110100000000 110100000001	110110000000				
110000000010	110010000010	110100000010	110110000001 110110000010				
	:		:				
<u>110001111111</u>	11001111111	: 110 <b>10</b> 1111111	11011111111				
111000000000	111 <b>0</b> 10000000	111 <b>10</b> 0000000	111110000000				
111 <b>00</b> 0000001 111 <b>00</b> 0000010	111010000001	111 <b>10</b> 0000001	111110000001				
; +++AAAAAAAAA	111010000010 :	111100000010	111110000010				
;		:					
111001111111	111011111111	111101111111	11111111111				
FIG. 9							
FIG. 9							